Kontakt
Kako nakupovati
Dostava
Svetovalec pri nakupu
Logic Synthesis and Verification Algorithms
Angleščina
244 b
Do 30 dni za vračilo
Drugi so kupili tudi
Logic Synthesis and Verification Algorithms is a textbook designed for courses on VLSI Logic Synthesis and Verification, Design Automation, CAD and advanced level discrete mathematics. It also serves as a basic reference work in design automation for both professionals and students. §Logic Synthesis and Verification Algorithms is about the theoretical underpinnings of VLSI (Very Large Scale Integrated Circuits). It combines and integrates modern developments in logic synthesis and formal verification with the more traditional matter of Switching and Finite Automata Theory. The book also provides background material on Boolean algebra and discrete mathematics. §A unique feature of this text is the large collection of solved problems. §Throughout the text the algorithms covered are the subject of one or more problems based on the use of available synthesis programs.
O knjigi
Angleščina
Kategorije
Podarite to knjigo še danes
To je povsem preprosto
1 Dodajte knjigo v košarico in izberite dostavo kot darilo 2 V zameno vam bomo poslali kupon 3 Knjiga bo dostavljena na naslov obdarovancaMorda bi vas zanimalo tudi
/
Adobe ePub DRM
264.26
€
/
Mehka
12.30
€
/
Mehka
8.97
€
/
Trda
62.83
€
Pozdravljeni! Sem Libroamiko, vaš knjižni svetovalec.
Kako vam lahko pomagam?