Kontakt
Kako nakupovati
Dostava
Svetovalec pri nakupu
Generating Code from Abstract VHDL Models - Basics, Semantics, Algorithms
Angleščina
118 b
30 dni za vračilo blaga
Drugi so kupili tudi
/
Koledar
18.42
€
Static methods are very successful in deriving crucial properties (e.g. timing behaviour) of safety critical systems. Some information in the analysed program are not available either because they cannot be determined statically or because they were intentionally sacrificed (i.e. abstracted) to make program analysis tractable. These abstractions make program simulation nondeterministic. This book describes the algorithms and semantics developed and used in building an abstraction-aware compiler thatderives/generates pipeline analysis from an abstracted VHDL specification of the target microprocessor. This analysis is used in a commercial tool frame for deriving upper bound over executiontime of critical tasks. This book is useful for computer scientists and engineers concerned with computing timing analyses based on VHDL specification of the target hardware.
O knjigi
Angleščina
Podarite to knjigo še danes
To je povsem preprosto
1 Dodajte knjigo v košarico in izberite dostavo kot darilo 2 V zameno vam bomo poslali kupon 3 Knjiga bo dostavljena na naslov obdarovancaMorda bi vas zanimalo tudi
/
Mehka
14.07
€
/
Mehka
14.07
€
Pozdravljeni! Sem Libroamiko, vaš knjižni svetovalec.
Kako vam lahko pomagam?