Kontakt
Kako nakupovati
Dostava
Svetovalec pri nakupu
Decoder Architectures for Low-Density Parity-Check Codes
Design and Implementation Towards Low Error Floor Performance
Angleščina
108 b
Do 30 dni za vračilo
Drugi so kupili tudi
/
Mehka
9.74
€
/
Mehka
21.22
€
/
Mehka
30.36
€
/
Mehka
50.37
€
Recently, LDPC codes are considered for applications such as high-speed satellite and optical communications, the hard disk drives, and high- density flash memory based storage systems, which require that the codes are free of error-floor down to extremely low bit error rates. FPGAs are usually used to evaluate the error performance of codes. However, existing FPGA-based LDPC decoders fail to utilize the configurability and read-first mode of embedded memory in the FPGAs, and thus result in limited throughput and codes sizes. Four optimization techniques, i.e., vectorization, folding, message relocation, and circulant permutation matrix sharing, are proposed to improve the throughput, scalability, and efficiency of FPGA-based decoders. Using the above techniques, codes are shown to have no error-floor down to the BER of 10E-14. Also, it is very difficult to construct codes that do not exhibit an error floor down to 10E-15 or so. Without detailed knowledge of dominant trapping sets, a backtracking- based reconfigurable decoder is designed to lower the error floor of a family of structurally compatible quasi-cyclic LDPC codes by one to two orders of magnitudes.
O knjigi
Angleščina
Podarite to knjigo še danes
To je povsem preprosto
1 Dodajte knjigo v košarico in izberite dostavo kot darilo 2 V zameno vam bomo poslali kupon 3 Knjiga bo dostavljena na naslov obdarovancaMorda bi vas zanimalo tudi
/
Mehka
9.84
€
/
Mehka
23.86
€
/
Mehka
51.49
€
